- 您现在的位置：买卖IC网 > Sheet目录337 > LH28F160S5HNS-S1 (Sharp Microelectronics)IC FLASH 16MBIT 70NS 56SSOP
LHF16KS1
15
4.6 Block Erase Command
Block erase is executed one block at a time and
initiated by a two-cycle command. A block erase
setup is first written, followed by an block erase
confirm. This command sequence requires
appropriate sequencing and an address within the
block to be erased (erase changes all block data to
FFH). Block preconditioning, erase and verify are
handled internally by the WSM (invisible to the
system). After the two-cycle block erase sequence is
written, the device automatically outputs status
register data when read (see Figure 5). The CPU can
detect block erase completion by analyzing the
output data of the STS pin or status register bit SR.7.
When the block erase is complete, status register bit
SR.5 should be checked. If a block erase error is
detected, the status register should be cleared before
system software attempts corrective actions. The CUI
remains in read status register mode until a new
command is issued.
erase setup is first written, followed by a full chip
erase confirm. After a confirm command is written,
device erases the all unlocked blocks from block 0 to
Block 31 block by block. This command sequence
requires appropriate sequencing. Block
preconditioning, erase and verify are handled
internally by the WSM (invisible to the system). After
the two-cycle full chip erase sequence is written, the
device automatically outputs status register data
when read (see Figure 6). The CPU can detect full
chip erase completion by analyzing the output data of
the STS pin or status register bit SR.7.
When the full chip erase is complete, status register
bit SR.5 should be checked. If erase error is
detected, the status register should be cleared before
system software attempts corrective actions. The CUI
remains in read status register mode until a new
command is issued. If error is detected on a block
during full chip erase operation, WSM stops erasing.
Reading the block valid status by issuing Read ID
Codes command or Query command informs which
blocks failed to its erase.
This two-step command sequence of set-up followed
by execution ensures that block contents are not
accidentally erased. An invalid Block Erase command
sequence will result in both status register bits SR.4
and SR.5 being set to "1". Also, reliable block erasure
can only occur when V CC =V CC1/2 and V PP =V PPH1 . In
the absence of this high voltage, block contents are
protected against erasure. If block erase is attempted
while V PP ≤ V PPLK , SR.3 and SR.5 will be set to "1".
Successful block erase requires that the
corresponding block lock-bit be cleared or if set, that
WP#=V IH . If block erase is attempted when the
corresponding block lock-bit is set and WP#=V IL ,
SR.1 and SR.5 will be set to "1".
This two-step command sequence of set-up followed
by execution ensures that block contents are not
accidentally erased. An invalid Full Chip Erase
command sequence will result in both status register
bits SR.4 and SR.5 being set to "1". Also, reliable full
chip erasure can only occur when V CC =V CC1/2 and
V PP =V PPH1 . In the absence of this high voltage, block
contents are protected against erasure. If full chip
erase is attempted while V PP ≤ V PPLK , SR.3 and SR.5
will be set to "1". When WP#=V IH , all blocks are
erased independent of block lock-bits status. When
WP#=V IL , only unlocked blocks are erased. In this
case, SR.1 and SR.5 will not be set to "1". Full chip
erase can not be suspended.
4.7 Full Chip Erase Command
This command followed by a confirm command
(D0H) erases all of the unlocked blocks. A full chip
Rev. 2.0
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
LH28F320S3HNS-ZM
IC FLASH 32MBIT 110NS 56SSOP
LH28F320SKTD-ZR
IC FLASH 32MBIT 70NS 48TSOP
LHF00L28
IC FLASH 16MBIT 70NS 48TSOP
LPM409 CHASSIS
STNRD 4SLOT CHASSIS W/INPUT LEAD
LS15RB1201J04
POE SPLITTER 10.8W 12V @0.9A
LT1932ES6#TRMPBF
IC LED DRIVR WHITE BCKLGT TSOT-6
LT1937ES5#TRMPBF
IC LED DRIVR WHITE BCKLGT TSOT-5
LT3003EMSE#TRPBF
IC LED DRIVER BALLASTER 10-MSOP
相关代理商/技术参数
LH28F160S5HR-L10
制造商:未知厂家 制造商全称:未知厂家 功能描述:x8/x16 Flash EEPROM
LH28F160S5HR-L70
制造商:未知厂家 制造商全称:未知厂家 功能描述:x8/x16 Flash EEPROM
LH28F160S5HT-L10
制造商:未知厂家 制造商全称:未知厂家 功能描述:x8/x16 Flash EEPROM
LH28F160S5HT-L70
功能描述:IC FLASH 16MBIT 70NS 56TSOP RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:96 系列:- 格式 - 存储器:闪存 存储器类型:FLASH 存储容量:16M（2M x 8，1M x 16） 速度:70ns 接口:并联 电源电压:2.65 V ~ 3.6 V 工作温度:-40°C ~ 85°C 封装/外壳:48-TFSOP（0.724"，18.40mm 宽） 供应商设备封装:48-TSOP 包装:托盘
LH28F160S5HT-L70T/R
制造商:Sharp Microelectronics 功能描述:YSM SMART,64K BLOCK, 70NS
LH28F160S5HT-TW
功能描述:IC FLASH 16MBIT 70NS 56TSOP RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1 系列:- 格式 - 存储器:RAM 存储器类型:SDRAM 存储容量:256M（8Mx32） 速度:143MHz 接口:并联 电源电压:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 封装/外壳:90-VFBGA 供应商设备封装:90-VFBGA（8x13） 包装:托盘 其它名称:Q2841869
LH28F160S5-L
制造商:SHARP 制造商全称:Sharp Electrionic Components 功能描述:16 M-bit (2 MB x 8/1 MB x 16) Smart 5 Flash Memories (Fast Programming)
LH28F160S5-L10
制造商:SHARP 制造商全称:Sharp Electrionic Components 功能描述:16-MBIT(2MBx8/MBx16)Smart 5 Flash MEMORY